PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Amit Singh

Unknown

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMR control number.

Substitute for form 1449A/PTO

Application / C nf. N . Unknown /

Filing Date

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Complete if Known

Application / C nf. N . Unknown /

September 30, 2003

First Named Invent r

Art Unit

STATEMENT BY APPLICANT

(use as many sheets as necessary) Examiner Name Unknown

Sheet 1 of 1 Attorney Docket Number X-1495 US

OTHER NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No ⁻¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		Donath, Wilm E.; "Placement and Average Interconnection Lengths of Computer Logic"; Circuits and Systems, IEEE Transactions on; Vol. 26, Issue 4; April 1979; pp. 272-277.	
		DeHon, Andre; "Balancing Interconnect and Computation in A Reconfigurable Computing Array" International Symposium on Field Programmable Gate Arrays Archive Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on FPGAs; 1999; pp. 69-78 [1-10].	
		Singh, Amit et al.; "Efficient Circuit Clustering for Area and Power Reduction in FPGAs"; International Symposium on FPGAs, 2002; Copyright Association for Computing Machinery; 8 pages.	
		Landman, B. S. et al.; "On a Pin Versus block Relationship for Partitions of Logic Graphs"; IEEE Transactions on Computers, Vol. C-20, No. 12, December 1971; pp. 1469-1479.	
Examir	ner	Date	
Signatu	ıre	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{&#}x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.